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Abstract
This letter presents an FPGA implementation of a fault-tolerant Hopfield Neural
Network (HNN). The robustness of this circuit against Single Event Upsets
(SEUs) and Single Event Transients (SETs) has been evaluated. Results show
the fault tolerance of the proposed design, compared to a previous non fault-
tolerant implementation and a solution based on triple modular redundancy
(TMR) of a standard HNN design.
1. Introduction and Related Work
The architecture of Artificial Neural Networks (ANNs) [1] is considered in-
trinsically tolerant to faults. However, in hardware implementations, errors can
occur due to two types of faults: manufacturing faults such as stuck-at ’s and
non destructive faults (SEUs and SETs) provoked by the impact of energetic5
particles. These faults, gathered under the name of SEEs (Single Event Effects)
must be considered for any circuit or system, even at ground level [2].
Hopfield Neural Networks (HNNs) [3], are a well-known type of ANNs that
are able to retrieve an input pattern alrady learnt even if only part of it is
available. This powerful concept can be utilized in many applications such as10
image reconstruction, control, robotics, signal processing, data classification,
noise removal, and information retrieval. Field Programmable Gate Arrays
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Figure 1: FTHNN architecture. In blue, the elements in the standard HNN and in red/dotted
underlined, those of the FT-HNN one. The vector a is the input pattern and w is the matrix
of weights of the network
(FPGAs) allow the implementation of very large high-speed ANNs [4, 5]. HNNs
have been used for space applications, not only for satellites [6], but also for other
hazardous environments [7]. Thus, they can be a target for faults provoked15
by highly energetic particles. Single Event Upsets (SEUs), and Single Event
Transients (SETs) are the most frequent errors provoked by this phenomenon
[2]. Hence, their fault tolerance must be analyzed and improved.
This letter presents a hardware implementation on FPGAs of a Fault-Tolerant
HNN (FT-HNN) and an experimental study of its robustness against SEUs,20
SETs and stuck-at ’s. Faults have been injected with two fault-injection tools:
NETFI [8], which emulates SEUs and SETs in the logic of the circuit itself; and
NESSY [9], which emulates SEUs into the configuration memory of the FPGA.
The robustness of this design is compared with a standard HNN previously
developed [5] and a solution based on Triple Modular Redundancy (TMR).25
2. Hardware Implementation of the Fault-tolerant HNN
It is not the objective of this letter to describe the architecture of HNNs,
since it can be found in [5]. The FT-HNN aims at hardening the adders and mul-
tipliers of the HNN. Temporal redundancy is used for multiplications, whereas
spatial redundancy (in the order of n) is adopted for additions (Figure 1).30
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Figure 2: Architecture of a row of 8 nodes in the FT-HNN
Two types of cells exist in the FT-HNN. The first one, named Fault Tolerant
Serial Node (FTSN ), multiplies the weights by the input patterns, and adds the
result with a serial input coming from other FTSN. FTSNs are used only in the
first step of the addition process. The second cell, Master Node (MN ), is used
in other steps to add the output of MNs that are at a distance of 2 ∗ n cells.35
Time redundancy is added in the FTSNs with respect to Serial Nodes (SN s)
depicted in [5]. The latter are not shown in this letter for space reasons.
In our previous work [5] MN ’s were used to add a pair of nodes. For the
FT-HNN (Figure 2), n ∗ log2(n) master nodes are needed for a row of n nodes.
MNs in Level 1 add two consecutive FTSNs, whereas in following levels they40
add two MNs located 2 ∗m nodes away, m being the level of the MN. A finite
state machine (FSM) controls the number of iterations performed.
3. Experimental Results
Figure 3 shows the resource consumption of the three studied versions of the
HNN when implemented on two different XilinxTMFPGAs, which were used45
used to implement NETFI [8] and NESSY [9], respectively. On average, the
resource consumption of the FT-HNN increases by 50.8% the standard one (on
average). However, this is very far from the >300% achieved by HNN+TMR.
In addition, the maximum operating frequency of the FT-HNN was 398 MHz;
whereas for the standard one, it was 439 MHz.50
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Figure 3: Resource consumption of the three studied HNN versions
Table 1: Results of fault injection using NETFI
Type of [#] Results
Faults Faults Errors Timeouts Convergences
H
N
N
SEU 81,831 79 (0.10%) 1,658 (2.26%) 10,865 (13.28%)
SET 125,676 110 (0.09%) 2,623 (2.09%) 15,195 (12.09%)
Stuck-at-0 190,509 9,566 (5.02%) 8,417 (4.42%) 19,393 (10.18%)
Stuck-at-1 98,316 5,444 (5.54%) 3,076 (3.13%) 7,659 (7.79%)
F
T
-H
N
N SEU 137,801 20 (0.01%) 6 (0.004%) 4,789 (3.48%)
SET 149,198 44 (0.03%) 4 (0.002%) 4,193 (2.81%)
Stuck-at-0 140,516 3,897 (2.77%) 557 (0.40%) 1,667 (1.19%)
Stuck-at-1 151,803 4,318 (2.84%) 337 (0.22%) 2,486 (1.63%)
3.1. Study of the SEU and SET Sensitivity at the RTL Level
One fault per execution was injected using NETFI [8]. Consequences are
classified as follows: Silent, when the fault has no effect on the result; Error,
where the outputs of the HNN were not the expected ones; Timeout, when after
a large number of cycles, it does not return any result; and Convergence, when55
it returns correct results, but after the expected execution time.
An extensive fault injection campaign was performed on both versions of
the HNN [5]. The obtained SEU and SET error rates drastically decrease for
the FT-HNN (see Table 1). Indeed, the faulty results (Errors + Timeouts)
decreased from 2.36% to 0.14% in the case of SEUs, from 2.18% to 0.032% for60
SETs, from 9.44% to 3.07% for stuck-at-0 ’s and from 8.67% to 3.06% for stuck-
at-1 ’s. Convergences significantly decrease as well. Thus, the cost in terms of
hardware and execution time is justified by a higher robustness, especially for
4
Figure 4: Results of fault injection experiments using NESSY
SEUs. Deeper analyses of the results show that the global FSM is the most
sensitive part of the design.65
3.2. SEU Sensitivity of the FPGA Configuration Memory
By using NESSY [9], SEUs were also injected in all the configuration bits
used for implementation of the HNNs (Figure 4). As expected, the SEU sensitiv-
ity of the HNN+TMR significantly decreases with respect to the standard one
(-76% on average). The FT-HNN also improves the standard one. In compari-70
son with the HNN+TMR, the sensitivity of the FT-HNN increases to 0.386% in
case of errors, but it almost reduces the number of timeouts to zero (0.027%).
Convergences slightly increase as well, from 0.024% to 0.053%. However, in
general terms (errors + timeouts + convergences), the FT-HNN hardens the
HNN by a factor of 7.41 (0.16% vs. 1.15%) and HNN+TMR, by a factor of 2.4775
(0.16% vs. 0.28%). Thus, the most interesting conclusion that can be drawn is
that the FT-HNN introduces an affordable resources overhead (+50.8%), but in
exchange, it is 7.41 times more robust to SEUs. This is especially interesting in
comparison with the HNN+TMR (which featured +>300% hardware resources
overhead, and in exchange, only a factor of SEU sensitivity reduction of 2.47).80
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